14-bit SAR ADC Optimization

I'm developing a 14-bit SAR ADC with a 40 MHz bandwidth, 5 fJ per conversion step, and a power consumption of 5 mW. I'm utilizing Cadence's 12 nm Global Foundries FINFET technology through my lab's remote server... (Budget: $250 - $750 USD, Jobs: Circuit Design, Electrical Engineering, Electronics, Engineering, Verilog / VHDL)

Mar 16, 2025 - 08:35
 0
14-bit SAR ADC Optimization
I'm developing a 14-bit SAR ADC with a 40 MHz bandwidth, 5 fJ per conversion step, and a power consumption of 5 mW. I'm utilizing Cadence's 12 nm Global Foundries FINFET technology through my lab's remote server... (Budget: $250 - $750 USD, Jobs: Circuit Design, Electrical Engineering, Electronics, Engineering, Verilog / VHDL)